simulation of logic array

逻辑阵列仿真